

Bibliography: ARNOLD L. ROSENBERG

Books:

1. (with L.S. Heath): *Graph Separators, with Applications*, Kluwer Academic/Plenum Publishers, New York (2001).
2. *The Pillars of Computation Theory: State, Nondeterminism, Encoding*. Springer Universitext Series. In preparation (2008).

Edited Books:

1. (coedited with F. Meyer auf der Heide, B. Monien): *Parallel Architectures and Their Efficient Use*. (Proc. of the 1st Heinz-Nixdorf Symp., Paderborn, Germany, 1992) *Lecture Notes in Computer Science 678*, Springer-Verlag, N.Y. (1993).
2. (coedited with D.F. Hsu and D. Sotteau): *Interconnection Networks and Mapping and Scheduling Parallel Computations*. (Proceedings of the DIMACS Workshop, 1994) *DIMACS Series in Discrete Mathematics and Theoretical Computer Science, vol. 21*, Amer. Math. Soc., Providence, R.I. (1995).
3. (coedited with O. Goldreich and A. Selman): *Theoretical Computer Science: Essays in Memory of Shimon Even*. *Springer Festschrift series, Lecture Notes in Computer Science 3895*, Springer-Verlag, Heidelberg (2006).

Book Chapters:

1. "Changing challenges for collaborative algorithmics." In *Handbook of Nature-Inspired and Innovative Computing: Integrating Classical Models with Emerging Technologies* (A. Zomaya, ed.) Springer-Verlag, New York (2006), pp. 1–44.
2. (with G. Malewicz) "A pebble game for Internet-based computing." In *Theoretical Computer Science: Essays in Memory of Shimon Even* (O. Goldreich, A.L. Rosenberg, A. Selman, eds.) *Springer Festschrift series, Lecture Notes in Computer Science 3895*, Springer-Verlag, Heidelberg (2006) pp. 291–312.
3. "State." In *Theoretical Computer Science: Essays in Memory of Shimon Even* (O. Goldreich, A.L. Rosenberg, A. Selman, eds.) *Springer Festschrift series, Lecture Notes in Computer Science 3895*, Springer-Verlag, Heidelberg (2006) pp. 375–398.

Research Publications:

1. "On n -tape finite state acceptors." *5th IEEE Symp. on Switching Circuit Theory and Logical Design*, Princeton, N.J. (1964) 76–81.
2. *Nonwriting extensions of finite automata*. Ph.D. Thesis, Harvard University: Tech. Rpt. BL-39 (1965).

3. "On multihead finite automata." *IBM J. Res. Devel.* 10 (1966) 388–394. See also, *6th IEEE Symp. on Switching Circuit Theory and Logical Design*, Ann Arbor, Mich. (1965) 221–228.
4. (with A.R. Meyer): "On the computational complexity of various subclasses of the context-free languages." IBM Research Note NC-644 (1966).
5. "A machine realization of the linear context-free languages." *Inf. Control* 10 (1967) 175–188.
6. "Real-time definable languages." *J. ACM* 14 (1967) 645–662.
7. "Multitape finite automata with rewind instructions." *J. CSS* 1 (1967) 299–315.
8. "Degrees of inherent ambiguity in context-free languages." IBM Report RC-1878 (1967).
9. (with P.C. Fischer): "Multitape one-way nonwriting automata." *J. CSS* 2 (1968) 88–101.
10. (with M.J. Fischer): "Real-time solutions of the origin crossing problem." *Math. Syst. Th.* 2 (1968) 257–263.
11. (with P.C. Fischer, A.R. Meyer): "Counter machines and counter languages." *Math. Syst. Th.* 2 (1968) 265–283. See also, "Real-time counter machines." *8th IEEE Symp. on Switching and Automata Theory*, Austin, Tex. (1967) 148–154.
12. "On the independence of real-time definability and certain structural properties of context-free languages." *J. ACM* 15 (1968) 672–679.
13. (with M.J. Fischer): "Limited random access Turing machines." *9th IEEE Symp. on Switching and Automata Theory*, Schenectady, N.Y. (1968) 356–367.
14. "A note on ambiguity of context-free languages and presentations of semi-linear sets." *J. ACM* 17 (1970) 44–50.
15. (with P.C. Fischer, A.R. Meyer): "Time-restricted sequence generation." *J. CSS* 4 (1970) 50–73.
16. "Data graphs and addressing schemes." *J. CSS* 5 (1971) 193–238. See also, *2nd ACM Symp. on Theory of Computing*, Northampton, Mass. (1970) 48–61.
17. "Symmetries in data graphs." *SIAM J. Computing* 1 (1972) 40–65.
18. "Addressable data graphs." *J. ACM* 19 (1972) 309–340. See also, *3rd ACM Symp. on Theory of Computing*, Shaker Heights, Oh. (1971) 138–150.
19. (with R.M. Karp, R.E. Miller): "Rapid identification of repeated patterns in strings, trees, and arrays." *4th ACM Symp. on Theory of Computing*, Denver, Col. (1972) 125–136.
20. (with P.C. Fischer, A.R. Meyer): "Real-time simulation of multihead tape units." *J. ACM* 19 (1972) 590–607. See also, "Turing machines with several read-write heads." *8th IEEE Symp. on Switching and Automata Theory*, Austin, Tex. (1967) 117–127.
21. "Exploiting addressability in data graphs." In *Computational Complexity: Courant Computer Science Symp.* 7 (R. Rustin, ed.) Algorithmics Press, N.Y. (1973) 161–183.
22. "Suffixes of addressable data graphs." *Inf. Control* 23 (1973) 107–127.

23. “On the time required to recognize properties of graphs: a problem.” *SIGACT News* 5 (1973) 15–16.
24. “An extrinsic characterization of addressable data graphs.” *Discr. Math.* 9 (1974) 61–70.
25. “Computed access in ragged arrays.” In *Information Processing 74* (J. Rosenfeld, ed.) North-Holland, Amsterdam (1974) 642–646.
26. “Allocating storage for extendible arrays.” *J. ACM* 21 (1974) 652–670. See also, “Transitions in extendible arrays.” *ACM SIGACT-SIGPLAN Symp. on Principles of Programming Languages*, Boston, Mass. (1973) 218–225.
27. (with J.W. Thatcher): “What is a multilevel array?” *IBM J. Res. Devel.* 19 (1975) 163–169.
28. “Generalized addressing schemes for data graphs.” *Math. Syst. Th.* 8 (1975) 353–367.
29. “On storing arbitrarily many extendible arrays of arbitrary dimensions.” *Intl. J. Comp. Inf. Sci.* 4 (1975) 189–196.
30. “Managing storage for extendible arrays.” *SIAM J. Computing* 4 (1975) 287–306. See also, *6th ACM Symp. on Theory of Computing*, Seattle, Wash. (1974) 297–302.
31. (with L.J. Stockmeyer): “Techniques for storing extendible arrays.” IBM Report RC-5643 (1975).
32. “Preserving proximity in arrays.” *SIAM J. Computing* 4 (1975) 443–460.
33. (with L.J. Stockmeyer): “Storage schemes for boundedly extendible arrays.” *Acta Inform.* 7 (1977) 289–303.
34. (with L.J. Stockmeyer): “Hashing schemes for extendible arrays.” *J. ACM* 24 (1977) 199–221. See also, *7th ACM Symp. on Theory of Computing*, Albuquerque, N.M. (1975) 159–166.
35. “On storing concatenable arrays.” *J. CSS* 14 (1977) 157–174.
36. “On storing ragged arrays by hashing.” *Math. Syst. Th.* 10 (1976/77) 193–210.
37. “Direct-access storage of data structures.” *Rivista di Informatica* VII (1977) 127–151.
38. “Storage mappings for extendible arrays.” Cap. 10 in *Current Trends in Programming Methodology IV: Data Structuring* (R.T. Yeh, ed.) Prentice-Hall, Englewood Cliffs, N.J. (1978) 263–311.
39. “Data encodings and their costs.” *Acta Inform.* 9 (1978) 273–292.
40. (with J.S. Lew): “Polynomial indexing of integer lattices, I.” *J. Number Th.* 10 (1978) 192–214.
41. (with J.S. Lew): “Polynomial indexing of integer lattices, II.” *J. Number Th.* 10 (1978) 215–243.
42. (with L. Snyder): “Minimal-comparison 2,3-trees.” *SIAM J. Computing* 7 (1978) 465–480.
43. (with L. Snyder): “Bounds on the costs of data encodings.” *Math. Syst. Th.* 12 (1978) 9–39. See also, *Waterloo Conf. on Theoretical Computer Science* (1977) 30–35.

44. (with R.E. Miller, N. Pippenger, L. Snyder): “Optimal 2,3-trees.” *SIAM J. Computing* 8 (1979) 42–59. See also, *Waterloo Conf. on Theoretical Computer Science* (1977) 255–261.
45. “On embedding graphs in grids.” IBM Report RC-7559 (1979).
46. “A note on paths embedded in trees.” *Inf. Proc. Let.* 8 (1979) 272–273.
47. “Encoding data structures in trees.” *J. ACM* 26 (1979) 668–689. See also, *Johns Hopkins Conf. on Information Science and Systems*, Baltimore, Md. (1978) 380–384.
48. “Profile numbers.” *Fibonacci Quarterly* 17 (1979) 259–264.
49. (with D. Wood, Z. Galil): “Storage representations for tree-like data structures.” *Math. Syst. Th.* 13 (1979) 105–130. See also, *11th ACM Symp. on Theory of Computing*, Atlanta, Ga. (1979) 99–107.
50. “The hardest natural languages.” *Linguisticae Investigationes III* (1979) 323–339.
51. (with R.J. Lipton, A.C. Yao): “External hashing schemes for collections of data structures.” *J. ACM* 27 (1980) 81–95.
52. (with L. Snyder, L.J. Stockmeyer): “Uniform data encodings.” *Theor. Comp. Sci.* 11 (1980) 145–165. See also, *Johns Hopkins Conf. on Information Science and Systems*, Baltimore, Md. (1978) 412–417.
53. (with R.E. Miller): “On computing distances between leaves in a complete tree.” *Intl. J. Computer Math.* 8 (1980) 289–301.
54. “On uniformly inserting one data structure into another.” *Comm. ACM* 24 (1981) 88–90.
55. “Issues in the study of graph embeddings.” In *Graph-Theoretic Concepts in Computer Science: Proceedings of the International Workshop WG80*, Bad Honnef, Germany (H. Noltemeier, ed.) *Lecture Notes in Computer Science 100*, Springer-Verlag, N.Y. (1981) 150–176.
56. (with L. Snyder): “Time- and space-optimal B-trees.” *ACM Trans. Database Systems* 6 (1981) 174–183. See also, *ACM SIGMOD Intl. Conf. on Management of Data*, Boston, Mass. (1979) 43–51.
57. “Three-dimensional integrated circuitry.” *VLSI Systems and Computations* (H.T. Kung, R. Sproull, G. Steele, eds.) Computer Science Press, Rockville, Md. (1981) 69–80.
58. “Routing with permuters: Toward reconfigurable and fault-tolerant networks.” Tech. Rpt. CS-1981-13, Duke Univ. (1981).
59. (with J.-W. Hong): “Graphs that are almost binary trees.” *SIAM J. Computing* 11 (1982) 227–242. See also, *13th ACM Symp. on Theory of Computing*, Milwaukee, Wisc. (1981) 334–341.
60. (with R. Aleliunas): “On embedding rectangular grids in square grids.” *IEEE Trans. Computers, C-31* (1982) 907–913.
61. (with Th. Ottmann, L.J. Stockmeyer): “A dictionary machine (for VLSI).” *IEEE Trans. Computers, C-31* (1982) 892–897.

62. (with H. Edelsbrunner, H.A. Maurer, F.P. Preparata, E. Welzl, D. Wood): “Stabbing line segments.” *BIT* 22 (1982) 274–281.
63. (with Z. Barzilai, D. Coppersmith): “Exhaustive generation of bit patterns, with applications to VLSI self-testing.” *IEEE Trans. Computers, C-32* (1983) 190–194.
64. “A research program in next-generation VLSI.” *21st Southeast Region ACM Conf.*, Durham, N.C. (1983) 61–68.
65. (with F.R.K. Chung, F.T. Leighton): “DIOGENES – A methodology for designing fault-tolerant VLSI processor arrays.” *13th Intl. Conf. on Fault-Tolerant Computing*, Milan, Italy (1983) 26–32.
66. “Three-dimensional VLSI: A case study.” *J. ACM* 30 (1983) 397–416. See also, “Three-dimensional VLSI layouts.” In *7th Wkshp. on Graph-Theoretic Concepts in Computer Science (WG81)* (J. Muhlbacher, ed.) Carl Hanser Verlag, Vienna (1982) 55–60.
67. (with J.-W. Hong, K. Mehlhorn): “Cost tradeoffs in graph embeddings, with applications.” *J. ACM* 30 (1983) 709–728. See also, *Automata, Languages, and Programming* (8th Colloquium, Haifa, Israel) *Lecture Notes in Computer Science 115*, Springer-Verlag, N.Y. (1981) 41–55.
68. (with I.H. Sudborough): “Bandwidth and pebbling.” *Computing* 31 (1983) 115–139.
69. “The Diogenes approach to testable fault-tolerant arrays of processors.” *IEEE Trans. Computers, C-32* (1983) 902–910.
70. “Fault-tolerant interconnection networks: a graph-theoretic approach.” *9th Wkshp. on Graph-Theoretic Concepts in Computer Science*, Carl Hanser Verlag, Vienna, 1983, 286–297.
71. (with F.T. Leighton): “Automatic generation of three-dimensional circuit layouts.” *1983 IEEE Intl. Conf. on Computer Design*, Rye, N.Y. (1983) 633–636.
72. (with Th. Ottmann, S. Parker, H.W. Six, D. Wood): “Minimal-cost brother trees.” *SIAM J. Computing* 13 (1984) 197–217. See also, *Theoretical Computer Science: the 4th GI Conf.*, Aachen, Germany. *Lecture Notes in Computer Science 67* (K. Weihrauch, ed.) Springer-Verlag, N.Y. (1979) 213–221.
73. (with F.R.K. Chung, L. Snyder): “Perfect storage representations for families of data structures.” *SIAM J. Algebr. Discr. Meth.* 4 (1984) 548–565.
74. “The VLSI revolution in theoretical circles.” *Automata, Languages, and Programming* (11th Intl. Colloq., Antwerp, Belgium) *Lecture Notes in Computer Science 172*, Springer-Verlag, N.Y. (1984) 23–40.
75. (with Th. Ottmann, H. W. Six, D. Wood): “Binary search trees with binary comparison cost.” *Intl. J. Comp. and Inform. Sci.* 13 (1984) 77–101.
76. “On designing fault-tolerant VLSI processor arrays.” In *Advances in Computing Research 2* (F.P. Preparata, ed.) JAI Press, Greenwich, Conn. (1984) 181–204.
77. “A hypergraph model for fault-tolerant VLSI processor arrays.” *IEEE Trans. Computers, C-34* (1985) 578–584.

78. “Challenges and opportunities in VLSI theory.” *Bull. EATCS* 26 (1985) 69–100.
79. (with F.R.K. Chung): “Minced trees, with applications to fault-tolerant VLSI processor arrays.” *Math. Syst. Th.* 19 (1986) 1–12.
80. “Graph-theoretic approaches to fault-tolerant VLSI processor arrays.” *Wafer Scale Integration* (C. Jesshope and W. Moore, eds.) Adam Hilger Press, Bristol, 1986, 10–23.
81. (with F.T. Leighton): “Three-dimensional circuit layouts.” *SIAM J. Computing* 15 (1986) 793–813.
82. “The DIOGENES design methodology: Toward automatic physical layout.” In *Parallel Algorithms and Architectures* (M. Cosnard et al., eds.) North-Holland, Amsterdam (1986) 335–348.
83. “Book embeddings and wafer-scale integration.” *Congressus Numerantium* 54 (1986) 217–224.
84. “DIOGENES, circa 1986.” *VLSI Algorithms and Architectures* (1986 Aegean Workshop on Computing) *Lecture Notes in Computer Science* 227, Springer-Verlag, N.Y. (1986) 96–107.
85. (with F.R.K. Chung, F.T. Leighton): “Embedding graphs in books: A graph layout problem with applications to VLSI design.” *SIAM J. Algebr. Discr. Meth.* 8 (1987) 33–58. See also, *Graph Theory and Its Applications to Algorithms and Computer Science* (Y. Alavi et al., eds.) Wiley, N.Y. (1985) 175–188.
86. (with J.D. Knott): “The DIOGENES design methodology: On minimizing maximum wire-run.” *2nd Intl. Conf. on Supercomputing III*, Boston, Mass. (1987) 260–268.
87. “Graph embeddings 1988: Recent breakthroughs, new directions.” *VLSI Algorithms and Architectures* (1988 Aegean Workshop on Computing) *Lecture Notes in Computer Science* 319, Springer-Verlag, N.Y. (1988) 160–169.
88. (with L.S. Heath, B.T. Smith): “The physical mapping problem for parallel architectures.” *J. ACM* 35 (1988) 603–634.
89. “On validating parallel architectures via graph embeddings.” In *Concurrent Computations: Algorithms, Architecture, and Technology* (S.K. Tewksbury, B.W. Dickinson, S.C. Schwartz, eds.) Plenum Press, N.Y. (1988) 99–115.
90. (with S.N. Bhatt, F.R.K. Chung, F.T. Leighton): “Universal graphs for bounded-degree trees and planar graphs.” *SIAM J. Discr. Math.* 2 (1989) 145–155. See also, “Optimal simulations of tree machines.” *27th IEEE Symp. on Foundations of Computer Science*, Toronto, Canada (1986) 274–282.
91. (with J.F. Buss, J.D. Knott): “Vertex-types in book-embeddings.” *SIAM J. Discr. Math.* 2 (1989) 156–175.
92. “Interval hypergraphs.” In *Graphs and Algorithms* (R.B. Richter, ed.) *Contemporary Mathematics* 89, Amer. Math. Soc., Providence (1989) 27–44.
93. “Efficient emulations of interconnection networks: A formal framework and a case study.” *Computer Architecture News*, December, 1989; presented at poster session *16th Intl. Symp. on Computer Architecture*, Jerusalem, Israel (1989).

94. (with D.S. Greenberg, L.S. Heath): “Optimal embeddings of butterfly-like graphs in the hypercube.” *Math. Syst. Th.* 23 (1990) 61–77.
95. (with F. Annexstein and M. Baumslag): “Group action graphs and parallel architectures.” *SIAM J. Computing* 19 (1990) 544–569.
96. “Exposing graph uniformities via algebraic specification.” *Math. Syst. Th.* 23 (1990) 227–244.
97. (with S.N. Bhatt, F.R.K. Chung): “Partitioning circuits for improved testability.” *Algorithmica* 6 (1991) 37–48. See also, *Advanced Research in VLSI* (C.E. Leiserson, ed.) MIT Press, Cambridge, Mass. (1986) 91–106.
98. (with M. Baumslag): “Processor-time tradeoffs for Cayley graph interconnection networks.” *6th Distributed Memory Computing Conf.*, Portland, Ore., IEEE Computer Society Press (1991) 630–636.
99. “Cycles in networks.” Tech. Rpt. 91-20, Univ. Massachusetts (1991).
100. (with S.N. Bhatt, F.R.K. Chung, F.T. Leighton): “Efficient embeddings of trees in hypercubes.” *SIAM J. Computing* 21 (1992) 151–162. See also, “Optimal simulations of tree machines.” *27th IEEE Symp. on Foundations of Computer Science*, Toronto, Canada (1986) 274–282.
101. (with L.S. Heath, F.T. Leighton): “Comparing queues and stacks as mechanisms for laying out graphs.” *SIAM J. Discr. Math.* 5 (1992) 398–412.
102. “Product-shuffle networks: Toward reconciling shuffles and butterflies.” *Discr. Appl. Math.* 37/38 (1992) 465–488.
103. (with L.S. Heath): “Laying out graphs using queues.” *SIAM J. Computing* 21 (1992) 927–958. See also, “Graph layouts using queues.” *28th Allerton Conf. on Communication, Computation, and Control*, Monticello, Ill. (1990) 305–314.
104. “Cayley graphs and direct-product graphs.” *DIMACS Series in Discrete Mathematics and Theoretical Computer Science, Volume 11* (L. Finkelstein and W.M. Kantor eds.) American Math. Soc. (1993) 245–251.
105. “Better parallel architectures via emulations.” In *Parallel Architectures and Their Efficient Use: Proceedings of the 1st Heinz-Nixdorf Symp.*, Paderborn, Germany (F. Meyer auf der Heide, B. Monien, A.L. Rosenberg, eds.) *Lecture Notes in Computer Science 678*, Springer-Verlag, N.Y. (1993) 30–36.
106. (with S.N. Bhatt, G. Pucci, A. Ranade): “Scattering and gathering messages in networks of processors.” *IEEE Trans. Computers* 42 (1993) 938–949. See also, *Advanced Research in VLSI and Parallel Systems 1992* (T. Knight and J. Savage, eds.) (1992) 318–332.
107. (with A. Litman): “Balancing communication in ring-structured networks.” Tech. Rpt. 93-80, Univ. Massachusetts (1993).
108. “Needed: a theoretical basis for heterogeneous parallel computing.” In *Developing a Computer Science Agenda for High-Performance Computing* (U. Vishkin, ed.), ACM Press, N.Y. (1994) 137–142.

109. (with V. Scarano, R.K. Sitaraman): “The Reconfigurable Ring of Processors: efficient algorithms via hypercube simulation.” *Parallel Proc. Let.* 5 (Special Issue on Dynamically Reconfigurable Architectures) (1995) 37–48.
110. “Thoughts on parallelism and concurrency in computing curricula.” *ACM Computing Surveys* 27 (1995) 280–283.
111. (with S.N. Bhatt, F.R.K. Chung, F.T. Leighton): “Salvage-embeddings of complete trees.” *SIAM J. Discrete Math.* 8 (1995) 617–637. See also, “Tolerating faults in synchronization networks.” *Parallel Processing: CONPAR 92 – VAPP V*, Lyon, France. In *Lecture Notes in Computer Science 634*, Springer-Verlag, Berlin (1992) 1–12.
112. (with M. Picquendar, V. Scarano): “A cost-effective streamlining of the DIOGENES design methodology.” *Parallel Proc. Let.* 5 (1995) 513–524.
113. (with S.N. Bhatt, F.R.K. Chung, F.T. Leighton): “Scheduling tree-dags using FIFO queues: a control-memory tradeoff.” *J. Parallel and Distributed Computing* 33 (1996) 55–68. See also, *6th ACM Symp. on Parallel Algorithms and Architectures*, Cape May, N.J. (1994) 85–93.
114. (with S.N. Bhatt, F.R.K. Chung, J.-W. Hong, F.T. Leighton, B. Obrenić, E.J. Schwabe): “Optimal emulations by butterfly-like networks.” *J. ACM* 43 (1996) 293–330. See also, *20th ACM Symp. on Theory of Computing*, Chicago, Ill. (1988) 192–204.
115. (with S.N. Bhatt, G. Bilardi, G. Pucci, A. Ranade, E.J. Schwabe): “On bufferless routing of variable-length messages in leveled networks.” *IEEE Trans. Computers* 45 (1996) 714–729. See also, *1st European Symp. on Algorithms*, Bad Honnef, Germany (T. Lengauer, ed.) *Lecture Notes in Computer Science 726*, Springer-Verlag, Berlin (1993) 49–60.
116. (with L.-X. Gao): “Toward efficient scheduling of evolving computations on rings of processors.” *J. Parallel and Distributed Computing* 38 (1996) 92–100. See also, “On balancing computational load on rings of processors.” *6th IEEE Symp. on Parallel and Distributed Processing*, Dallas, Tex. (1994) 478–483.
117. (with L.-X. Gao, R.K. Sitaraman): “On trading task reallocation for thread management in partitionable multiprocessors.” *8th ACM Symp. on Parallel Algorithms and Architectures*, Padua, Italy (1996) 309–317.
118. (with S.N. Bhatt, F.R.K. Chung, F.T. Leighton): “On optimal strategies for cycle-stealing in networks of workstations.” *IEEE Trans. Computers* 46 (1997) 545–557. See also, *28th Hawaii Intl. Conf. on System Sciences* (minitrack on Partitioning and Scheduling for Parallel and Distributed Computation) (1995) vol. 2, pp. 155–162.
119. (with R. Koch, F.T. Leighton, B. Maggs, S. Rao, E.J. Schwabe): “Work-preserving emulations of fixed-connection networks.” *J. ACM* 44 (1997) 104–147. See also, *21st ACM Symp. on Theory of Computing*, Seattle, Wash. (1989) 227–240.
120. (with V. Scarano, R.K. Sitaraman): “The Reconfigurable Ring of Processors: fine-grain tree-structured computations.” *IEEE Trans. Computers* 46 (1997) 1119–1131. See also, *6th IEEE Symp. on Parallel and Distributed Processing*, Dallas, Tex. (1994) 470–477.
121. “Theoretical research on networks: models and methodology.” *SIROCCO 97: The 4th Intl. Conf. on Structural Information and Communication Complexity. Proceedings in Informatics 1* (D. Krizanc, P. Widmayer, eds.) Carleton Univ. Press, Ottawa (1997) 282–293.

122. (with A. Avior, T. Calamoneri, S. Even, A. Litman): “A tight layout for the butterfly network.” *Theory of Computing Sysys.* 31 (Special issue for SPAA/96) (1998) 475–487. See also, *8th ACM Symp. on Parallel Algorithms and Architectures*, Padua, Italy (1996) 170–175.
123. (With S. Even, A. Litman): “Monochromatic paths and triangulated graphs.” *SIAM J. Discr. Math.* 11 (1998) 546–556.
124. (with L.-X. Gao, R.K. Sitaraman): “Optimal clustering of tree-sweep computations for high-latency parallel environments.” *IEEE Trans. Parallel and Distributed Systems* 10 (1999) 813–824. See also, “Optimal architecture-independent scheduling of fine-grain tree-sweep computations.” *7th IEEE Symp. on Parallel and Distributed Processing*, San Antonio, Tex. (1995) 620–629.
125. (with M.E. Barrows, L.-X. Gao, D.E. Gregory, P.R. Cohen): “An empirical study of dynamic scheduling on rings of processors.” *Parallel Computing* 25 (1999) 1063–1079. See also, *8th IEEE Symp. on Parallel and Distributed Processing*, New Orleans, La. (1996) 470–473.
126. “Guidelines for data-parallel cycle-stealing in networks of workstations, I: on maximizing expected output.” *J. Parallel and Distributed Computing* 59 (1999) 31–53. See also, *12th IEEE Intl. Parallel Proc. Symp.*, Orlando, Fla. (1998) 519–523.
127. “A model for cycle-stealing in networks of workstations: progress and problems.” *Intl. Conf. on Fun with Algorithms. Proceedings in Informatics 4* (E. Lodi, L. Pagli, N. Santoro, eds.) Carleton Scientific Press, Ottawa (1999) 7–19.
128. (with B. Obrenić, M.C. Herbordt, C.C. Weems): “Using emulations to enhance the performance of parallel architectures.” *IEEE Trans. Parallel and Distributed Systems* 10 (1999) 1067–1081. See also, “Achieving multigauge behavior in SIMD architectures via emulation.” *3rd IEEE Symp. on Frontiers of Massively Parallel Computation*, College Park, Md. (1990) 186–195.
129. “Guidelines for data-parallel cycle-stealing in networks of workstations, II: on maximizing guaranteed output.” *Intl. J. Foundations of Computer Science* 11 (2000) 183–204. See also, *13th IEEE Intl. Parallel Proc. Symp.*, San Juan, P.R. (1999) 520–524.
130. (with W. Aiello, S.N. Bhatt, F.R.K. Chung, R.K. Sitaraman): “Augmented ring networks.” *IEEE Trans. Parallel and Distributed Systems* 12 (2001) 598–609. See also, *SIROCCO 99: The 6th Intl. Conf. on Structural Information and Communication Complexity. Proceedings in Informatics 5* (C. Gavoille, J.-C. Bermond, A. Raspaud, eds.) Carleton Scientific Press, Ottawa (1999) 1–16.
131. (with D. Lawrie, B. Croft): “Finding topic words for hierarchical summarization.” *24th ACM Intl. Conf. on Research and Development in Information Retrieval (SIGIR)*, New Orleans, La. (2001) 349–357.
132. “On sharing bags of tasks in heterogeneous networks of workstations: greedier is not better.” *3rd IEEE Intl. Conf. on Cluster Computing*, Newport Beach, Cal. (2001) 124–131.
133. “Optimal schedules for cycle-stealing in a network of workstations with a bag-of-tasks workload.” *IEEE Trans. Parallel and Distributed Systems* 13 (2002) 179–191. See also, *12th ACM Symp. on Parallel Algorithms and Architectures*, Bar Harbor, Me. (2000) 22–29.

134. (with Z. Wang, K.S. McKinley, C.C. Weems): “Using the compiler to improve cache replacement decisions.” *Intl. Conf. on Parallel Architectures and Compilation Techniques* (2002) 199–208.
135. (with M. Adler, R.K. Sitaraman, W. Unger): “Scheduling time-constrained communication in linear networks.” *Theory of Computing Sys.* 35 (2002) 599–623. See also, *10th ACM Symp. on Parallel Algorithms and Architectures*, Puerto Vallarta, Mexico (1998) 269–278.
136. “Efficient pairing functions—and why you should care.” *Intl. J. Foundations of Computer Science* 14 (2003) 3–17. See also, *4th Wkshp. on Advances in Parallel and Distributed Computation Models*, Ft. Lauderdale, Fla. (2002).
137. “Accountable Web-computing.” *IEEE Trans. Parallel and Distributed Systems* 14 (2003) 97–106. See also, *IEEE Intl. Parallel and Distributed Processing Symp.*, Ft. Lauderdale, Fla. (2002).
138. (with M. Adler, Y. Gong): “Asymptotically optimal worksharing in HNOWs: how long is ‘sufficiently long’?” *36th Ann. Simulation Symp.*, Orlando, Fla. (2003) 39–46.
139. “On scheduling mesh-structured computations for Internet-based computing.” *IEEE Trans. Computers* 53 (2004) 1176–1186. See also, “On scheduling collaborative computations on the Internet: mesh-dags and their close relatives.” *IEEE Intl. Parallel and Distributed Processing Symp.*, Nice, France (2003).
140. “To BSP or not to BSP in heterogeneous NOWs.” *5th Wkshp. on Advances in Parallel and Distributed Computation Models*, Nice, France (2003).
141. (with M.K. Bradshaw, D. Towsley): “Planned object duplication strategies in dynamic PRR meshes.” *11th IEEE Intl. Conf. on Network Protocols*, Atlanta, Ga. (2003).
142. (with S. Jaiswal, D. Towsley): “Comparing the structure of power-law graphs and the Internet AS graph.” *12th IEEE Intl. Conf. on Network Protocols*, Berlin, Germany (2004) 294–303.
143. (with M. Yurkewych): “Guidelines for scheduling some common computation-dags for Internet-based computing.” *IEEE Trans. Computers* 54 (2005) 428–438. See also, *17th Intl. Conf. on Parallel and Distributed Computing Systems*, San Francisco, Ca. (2004) 58–63.
144. (with P. Fraigniaud, B. Mans): “Efficient trigger-broadcasting in heterogeneous clusters.” *J. Parallel and Distributed Computing* 65 (2005) 628–642.
145. (with F. Cappello, P. Fraigniaud, B. Mans): “An algorithmic model for heterogeneous clusters: rationale and experience.” *Intl. J. Foundations of Computer Science* 16 (2005) 195–216. See also: *6th Wkshp. on Advances in Parallel and Distributed Computation Models*, Santa Fe, N.M. (2004); and “HiHCoHP—Toward a realistic communication model for hierarchical hyperclusters of heterogeneous processors.” *IEEE Intl. Parallel and Distributed Processing Symp.*, San Francisco, Ca. (2001).
146. (with G. Malewicz): “Batch-scheduling dags for Internet-based computing.” *EURO-PAR 2005*, Lisbon, Portugal. In *Lecture Notes in Computer Science 3648*, Springer-Verlag, Berlin (2005) 262–271.

147. (with G. Malewicz, M. Yurkewych): “Toward a theory for scheduling dags in Internet-based computing.” *IEEE Trans. Computers* 55 (2006) 757–768. See also, “On scheduling complex dags for Internet-based computing,” *19th IEEE Intl. Parallel and Distributed Processing Symp.*, Denver, Col. (2005).
148. (with M. Yurkewych, B.N. Levine): “The cost-ineffectiveness of redundancy in commercial P2P computing.” *12th ACM Conf. on Computer and Communication Security*, Washington, DC (2005) 280–288.
149. (with R. Hall, A. Venkataramani): “A comparison of dag-scheduling strategies for Internet-based computing.” *21st IEEE Intl. Parallel and Distributed Processing Symp.*, Long Beach, Cal. (2007).
150. (With G. Cordasco, V. Scarano): “Bounded-collision memory-mapping schemes for data structures, with applications to parallel memories.” *IEEE Trans. Parallel and Distributed Systems* 18, 973–982 (2007). See also: “ c -perfect hashing schemes for arrays, with applications to parallel memories.” *5th Wkshp. on Distributed Data and Structures* (Y. Manolopoulos, ed.), Thessaloniki, Greece (2003); “ c -perfect hashing schemes for binary trees, with applications to parallel memories.” *EURO-PAR 2003*, Klagenfurt, Austria (H. Kosch, L. Böszörményi, H. Hellwagner, eds.) *Lecture Notes in Computer Science 2790*, Springer-Verlag, Berlin (2003).
151. “Cellular ANTomata.” *5th Intl. Symp. on Parallel and Distributed Processing and Applications*, Niagara Falls, Ont. In *Lecture Notes in Computer Science 4742*, Springer-Verlag, New York (2007) 78–90.
152. (with G.D. Bissias, B.N. Levine): “Bounding damage due to link destruction with applications to the Internet.” (Poster) *ACM SIGMETRICS’07* (2007) 367–368.
153. (with G. Cordasco, G. Malewicz): “Advances in IC-scheduling theory: scheduling expansive and reductive dags and scheduling dags via duality.” *IEEE Trans. Parallel and Distributed Systems* 18 (2007) 1607–1617. See also, “On scheduling expansive and reductive dags for Internet-based computing.” *26th Intl. Conf. on Distributed Computing Systems*, Lisbon, Portugal (2006).
154. (with B. Urgaonkar, P. Shenoy): “Application placement on a cluster of servers.” *Intl. J. Foundations of Computer Science* 18 (2007) 1023–1041. See also, *17th Intl. Conf. on Parallel and Distributed Computing Systems*, San Francisco, Ca. (2004) 85–90.
155. (with G. Malewicz, I. Foster, M. Wilde): “A tool for prioritizing DAGMan jobs and its evaluation.” *J. Grid Computing* 5 (2007), 197–212. See also: *15th IEEE Intl. Symp. on High-Performance Distributed Computing*, Paris, France (2006) 156–167.
156. (with M. Adler, Y. Gong): “On ‘exploiting’ node-heterogeneous clusters optimally.” *Theory of Computing Systems* (2007), to appear. See also, “Optimal sharing of bags of tasks in heterogeneous clusters.” *15th ACM Symp. on Parallelism in Algorithms and Architectures*, San Diego, Ca. (2003) 1–10.
157. (with G. Cordasco, G. Malewicz): “Applying IC-scheduling theory to some familiar computations.” *Wkshp. on Large-Scale, Volatile Desktop Grids (PCGrid’07)*, Long Beach, Cal. (2007).
158. (with G. Cordasco, G. Malewicz): “Extending IC-scheduling via the Sweep Algorithm.” *16th Euromicro Intl. Conf. on Parallel, Distributed, and Network-Based Processing (PDP’08)*, Toulouse, France (2008) to appear.

159. “A “big-ideas” Computation Theory course for the undergraduate.” *Bull. EATCS* (2008) to appear.
160. “Robust multi-channel wireless networks.” Typescript, Univ. Massachusetts (2007).
161. (with M. Sims, G. Cordasco): “On clustering tasks in IC-optimal dags.” Typescript, Univ. Massachusetts (2008).
162. (with G. Cordasco): “On scheduling dags to maximize area.” Typescript, Univ. Massachusetts (2008).