CMPSCI 201 – Spring 2004 Review and Study Guide for Final Exam Professor William T. Verts

Machine Models	Storage Sizes
One Address (6502, PDP-8, CDC-3300)	Byte
Two Address (8088)	Word
Three Address (ARM, CDC-6000)	Floating Single
RISC vs. CISC	Floating Double
Little-Endian vs. Big-Endian	I am and a Characteria
Register-Memory operations	Language Structures
Register-Register operations	While loops
Fetch-Execute Cycle	Repeat loops If-Then
Program Counter	If-Then If-Then-Else
RAM Memory Layout, Addressing	II-THEH-EISE
Absolute vs. Page 0 addressing, Indirection	Drogram Creation
Subroutine Return Address Styles First Word of Subroutine	Program Creation
Pushed on Stack	Editing Text Assembling
	<u> </u>
Stored in Register	Linking Running (in Emulator)
Numeric Formats & Conversions	Kulling (III Emulator)
Conversions: decimal – hex – binary	ARM Registers
	16 Integer: R0-R15 (including LR, PC,)
Naturals (unsigned integers) Integers (signed)	8 Floating: F0-F7
Fixed Point	CPSR (NZVC flags)
Floating Point	CI SK (NZ V C Hags)
Types	Storage Allocation
Single Precision	DCD (word)
Double Precision	DCFS (single, float)
Extended Precision	DCFD (double, float)
Components	Bei B (dodole, flour)
Sign Bit	Instruction Formats
Biased Exponent	Op Codes
Mantissa	Conditional Execution
Techniques	Setting Status Flags
Adjusting Bias	Integer Constants (value plus right-rotate)
Shifting Mantissa	Registers with Shift/Rotate
Normalizing Result	
Concepts	Memory Instructions
+/- Infinite	LDR / STR
Denormalized Numbers	LDFS / STFS
NaN (Not a Number)	LDFD / STFD
Zero	
	Integer Arithmetic and Test Instructions
Binary Arithmetic	MOV / MVN
Addition	ADD / ADC / SUB / SBC / RSB / RSC
Subtraction	AND / ORR / EOR / BIC
Shifting Bits	CMP / CMN / TST / TEQ
Logical Shift	MUL / UMULL
Arithmetic Shift	
Rotating Bits	Floating Point Instructions
Negating (2's complement)	ADF / SBF / MUF / DVF / RSF / RDF
Masking (AND, OR, EOR)	ABS / POW / RPW / SQT
Generation and Use of Carry	CMF / FLT / FIX
Detection of Zero	Constants $0.0 - 5.0$, 10.0 , 0.5
Detection of Negative	
Detection of Overflow	

Branches and Conditions Input-Output B / BHI / BLS Serial vs. Parallel BEQ / BNE / BMI / BPL **UARTs** BCC / BCS / BVC / BVS Start Bits BGT / BGE / BLT / BLE Stop Bits Bit Timing Handshaking Subroutine Issues Return Address Management Polling vs. Interrupts Register Transparency Direct vs. DMA vs. Port-based **Passing Parameters** Interrupt vectors Through Registers Maskable vs. non-maskable interrupts Through Memory Interrupt Service Routines & latency Through Stack Software (SWI) vs. Hardware Interrupts Parameter Passing Types How is an ISR like/unlike a subroutine? Call-by-Value What information must be saved / restored? Call-by-Return Call-by-Value-Return Memory Call-by-Reference Registers Allocation of Local Variables L1 and L2 cache Stack-Frame Management **Primary Memory** Use of SP to allocate storage Cache Mapping functions Use of IP to set stack frame base Direct Mapping Nested Subroutines Associative Mapping Set-Associative Mapping Recursion Use of EQU symbols for stack offsets Cache Techniques Write-Through Write-Back Array approaches Use of Base Registers Cache Replacement Strategies Simple Array Indexing/Referencing Oldest Page Pre-Indexing with Write-back (push) Least Recently Used (LRU) Post-Indexing (pop) SP versus IP register usage Speed-Ups 1D versus 2D arrays Super-Scalar Non Zero-Based Indexes Pipelining Mapping Functions Use of EQU symbols for array offsets Miscellaneous Techniques DeCasteljau Bézier Algorithm Recursive Fibonacci **Combinatorial Circuits** AND / OR / NAND / NOR / XOR / NOT Print Number and UDIV10 Half and Full adders Self-Modifying Code Ripple-carry adder/subtractors 1-of-2^N address Decoders & Selectors Minimizing Memory Hardware Relay circuits Sequential Circuits

Flip-Flops (Set-Reset, D, T, etc.) Counters & Shift Registers

Serial Adders Relay circuits

Static & Dynamic Memory (bits & arrays)