Savings from Trace Use

• No instruction simulation
• No non-reference instructions
• Not 1000X faster, however
• Cache simulation can be > 100 cycles per reference
• Time may drop to < 1 hour
• Trace is still too large for exploring a large design space

<BACK

INDEX

NEXT>