Paged Segmented Disadvantages

Two memory accesses per translation
More tables to manage
Note that in the Intel architecture, this is extended to a third "Page Directory Table" level