SISA

• All processors receive the same instruction and address at the same time
• Processors can ignore instructions
• Branches are sequentialized
• Data dependent access via branches
• Low-cost hardware (shared decoder)

<BACK

INDEX

NEXT>