Bus-based Shared Memory

Buses effectively broadcast
Processors (cache controllers) "snoop" on the bus
When a reference to a cached value is seen, an appropriate action occurs to ensure consistency
Works for DMA or multiprocessors