Inclusiveness as a Filter

• If the level 2 cache is inclusive, then it can snoop on the bus for accesses to level 1 cached values
• The processor is thus stalled only if a bus transaction affects the L1 cache, instead of having to handle every transaction

<BACK

INDEX

NEXT>