Logical/Physical Addressing
Bus transactions use physical addresses
L1 cache uses logical addresses
L2 cache has physical addresses, but because it is larger, each one has multiple possible locations in L1
Need extra tag info to disambiguate
<BACK
INDEX
NEXT>