Implications of Stride

Accesses may not be aligned with memory (e.g., interleaved banks)
Varies significantly in a single problem
Complicates vector memory access addressing logic, routing to registers