Register-Register Architectures

• RISC-like (preceded RISC)
• Load-Store handles strides
• Functional units can be parallel or pipelined
• Vector section augments a scalar processor -- perfect case for applying Amdahl's law

<BACK

INDEX

NEXT>