Instruction Component

Instructions are 32 or 16 bit
Four 16-word prefetch buffers
16-way interleave allows 4 cycles to fill a buffer (1 memory cycle)
Buffers feed a set of registers that align 16 or 32 bit instructions for decode and issue