Virtual Instruction Sets

Existing ISAs crowded
RISC is schedulable, but fails to carry higher level semantics
New chip cores expensive to design
Introduce a virtual ISA layer above the core