SPARC architecture
Register indirect with immediate displacement
Register indirect indexed by another register
Register direct
Immediate
PC relative
Operands: 1, 2, 4, 8 bytes
3 instructions format, 3 variations, all 32-bits
<BACK
INDEX
NEXT>