Common RISC Features
Load/Store designs
Few addressing modes
Fixed instruction size
Few instruction formats
Few operand sizes
Use more registers, separate memory operations
<BACK
INDEX
NEXT>