Code Expansion

• RISC does less with each instruction
• Large code size (1.3 to 1.6 X)
• Larger number of memory fetches
• Partly alleviated by larger cache
• Still generates more memory traffic than CISC
• Compressed instruction blocks?

<BACK

INDEX

NEXT>