Fault Pipe Delay Examples

• Execution Trap doesn't happen until DS stage
• I-Cache miss occurs in IF but isn't detected until RF
• Slips all occur in RF, which probably means they are detected at the start of an instruction

<BACK

INDEX

NEXT>