Address Acceleration

• Send a miss directly to L2 cache instead of waiting for L1 cache to miss and forward the address
• Bypasses the normal pipeline state machine to save time on a miss

<BACK

INDEX

NEXT>