Instruction First and Second
IF - Branch logic selects instruction address and I-cache fetch begins
Instruction Translation Lookaside Buffer (ITLB, virtual address translation cache) begins translation
IS - fetch and translate complete
<BACK
INDEX
NEXT>