UltraSPARC Pipeline Stages

Fetch

Decode

Group

Execute Register

Cache Access X1

N1 X2

N2 X3

N3

Write Back