Implications of Multiple Issue

• Need to fetch multiple instructions at a time
• Inter-pipeline interlocking
• Reordering of instructions for multiple interlocked pipelines
• Potentially multiple write-backs
• Multiported register file and D-cache, and/or split register file

<BACK

INDEX

NEXT>