Cache Acceleration Mechanisms
Bypassing, miss acceleration
Write buffer(s)
Victim buffers
Miss status holding registers (MSHR)
Prefetching (into CPU buffer, or cache)
Speculation past a load
<BACK
INDEX
NEXT>