Server: Netscape-Enterprise/2.01 Date: Fri, 21 Nov 1997 04:57:51 GMT Accept-ranges: bytes Last-modified: Wed, 15 Oct 1997 18:36:32 GMT Content-length: 5266 Content-type: text/html
Contents:
What Are Silicon Timed Circuits?
|
With the introduction of monolithic silicon delay lines by Dallas Semiconductor, all that changed. Gone was the hybrid implementation, replaced by devices just like any other IC, offering standard IC packaging (including SOICs) and, most importantly, IC reliability levels. Some of the "delay line stigma" remains as a result of old attitudes. Yet designers are increasingly looking at Dallas' Silicon Timed Circuits to solve design issues quickly and cost-efficiently. Improvement in CAD tools has lessened the need for "band-aids" to hold together ASICs and other system components, a traditional delay line application. Today these devices are finding growing acceptance as an integral part of a new system design. Ironically, this is caused in part by increasing system clock rates which necessitate careful attention to timing tolerances. Better to use a delay line than invoke a wait state! In other instances, delay lines are quite simply the easiest way to achieve a particular design goal. This Designer's Guide contains an overview of our Silicon Timed Circuits delay line family, gives you insight into their function, and hopefully will give you some ideas about how they can help you with your design tasks. |
Updated 121996
|
Copyright © 1996-1997 Dallas Semiconductor Corp. |